http://test.com
Project instantiates HyperRAM controller for external memory chip (8MB version) connected to management SoC via Wishbone bus.
https://github.com/efabless/caravel.git
1
sky130A
MP3
