Skip to content

jeffdi/zero_to_asic_mpw5

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Zero to ASIC Course MPW4

This ASIC was designed by members of the Zero to ASIC course.

This submission was configured and built by the multi project tools

# clone all repos, and include support for shared OpenRAM
./multi_tool.py --clone-repos --clone-shared-repos --create-openlane-config --copy-gds --copy-project --openram

# run all the tests
./multi_tool.py --test-all --force-delete

# build user project wrapper submission
cd $CARAVEL_ROOT; make user_project_wrapper

# create docs
./multi_tool.py --generate-doc --annotate-image

multi macro

Function generator

Function generator

About

No description, website, or topics provided.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 99.2%
  • Other 0.8%