Efabless Logo

Tag Search

"profiles" search for "skills": Verilog
Open Search

Number of Results: 11

entry image

Ahmed Agiza

Skills

Verilog

Area of Expertise

CAD: Tool Development
entry image

R. Timothy Edwards

I am the developer of Open Circuit Design tools and author of xcircuit, qflow, and qrouter. I am the efabless.com vice president of EDA development, or something like that.

Skills

Analog CMOS Circuit Analog Analog IC Design Analog/Digital Circuit Design C/C++ Circuit Design Matlab Python Software Developer Verilog VLSI/ASIC and SoC Development

Area of Expertise

Analog Analog IC Analog IC Design Analog-Layout Analog-Mixed Signal-DV Analog-Simulation ASIC Design/Verification Automatic Circuit Design CAD-Dev CAD-Scripts Communication and Signal Processing Cryptography Design Automation Digital-DFT Evolutionary algorithm SOC-ESD SOC-Packaging System-PCB Analog-ADC Digital-BE Digital-RTL System-Filters
entry image

Ahmed Abdelrazek Agiza

Skills

Verilog

Area of Expertise

CAD-Dev
entry image

Shalan

Skills

fpga Software Developer Verilog

Area of Expertise

Academic: Research Academic: Teaching CAD: Tool Development Circuits: Microcontrollers
entry image

Jeff Admin

Skills

Verilog

Area of Expertise

Business: Management
entry image

Mohamed Gaber

Skills

Verilog EDA

Area of Expertise

Academic: Research CAD: Tool Development
entry image

Ahmed El-Omla

Skills

C/C++ Python Verilog VHDL

Area of Expertise

Miscellaneous: Neural Networks
entry image

Habiba Bassem Gamal Hassanien

Undergraduate computer engineering student from the American University in Cairo.

Skills

C/C++ Matlab Python Software Developer Verilog

Area of Expertise

Academic: Student
entry image

sto

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Repellendus, non, dolorem, cumque distinctio magni quam expedita velit laborum sunt amet facere tempora ut fuga aliquam ad asperiores voluptatem dolorum! Quasi.

Skills

Matlab Python SPICE Verilog

Area of Expertise

Analog IC Design CAD-DEV Evolutionary algorithm
entry image

Aedan Cullen

Skills

Verilog

Area of Expertise

Digital: RTL
entry image

Manh-Hiep DAO

Skills

Matlab Python Tcl/Tk Verilog VHDL C

Area of Expertise

Academic: Research Academic: Student